Home
> RISC-V Technologies
> RISC-V
CPU
IPs
> RISC-V 32-bit Architecture IPs
>
E301
E301
RISC-V 32-bit Architecture IPs
E301:
ESWIN E301 is a tiny 32-bit RISC-V embedded CPU IP for general purpose, with the characteristics of ultra-low power consumption and ultra-high cost performance.
As the smallest processor in the whole ESWIN CPU IP family, E301 supports both machine and user privilege modes, the standard RISC-V Debug, RISC-V CLIC, and optional hardware multiplication and division extensions. It is mainly suitable for small MCU systems that are highly cost sensitive.
As the smallest processor in the whole ESWIN CPU IP family, E301 supports both machine and user privilege modes, the standard RISC-V Debug, RISC-V CLIC, and optional hardware multiplication and division extensions. It is mainly suitable for small MCU systems that are highly cost sensitive.
Features
| Features | Description | ||||
| ISA | RISC-V 32-bit EC(M)_Zicsr_Zifencei | ||||
| Modes | Machine-mode, User-mode | ||||
| Security | flexible configuration for 0-16 PMP regions | ||||
| Pipeline | 3-stage pipeline | ||||
| Interrupt | CLIC interrupt controller, supporting up to 32 interrupt requests and non-maskable interrupts（NMI） | ||||
| Debug | Debug module, supporting JTAG/cJTAG | ||||
| Bus Interface | Peripheral Port: 32-bit AHB master interface | ||||
