Home
> RISC-V Technologies
> RISC-V
CPU
IPs
> RISC-V 32-bit Architecture IPs
>
E100
E100
RISC-V 32-bit Architecture IPs
E100:
ESWIN Computing E100 32-bit general-purpose microprocessor is an extremely small 32-bit RISC-V embedded CPU IP product with ultra-low power consumption.
E100, the smallest processor in the entire series, features an NAND2V1 equivalent gate count of less than 10,000. E100 supports machine mode, standard RISC-V Debug and RISC-V CLNT, and includes optional extensions including RV32E integer instructions, hardware multiply & divide instructions, and Zc V1.0 compressed instructions. It is suitable for area-sensitive IoT devices and microcontrollers, such as smart cards, smart grids, and wireless sensor networks.
E100, the smallest processor in the entire series, features an NAND2V1 equivalent gate count of less than 10,000. E100 supports machine mode, standard RISC-V Debug and RISC-V CLNT, and includes optional extensions including RV32E integer instructions, hardware multiply & divide instructions, and Zc V1.0 compressed instructions. It is suitable for area-sensitive IoT devices and microcontrollers, such as smart cards, smart grids, and wireless sensor networks.
Features
| Features | Description | ||||
| ISA | RISC-V 32-bit(E/I)(M)(C/Zc) | ||||
| Modes | Machine-mode | ||||
| Pipeline | 2-stage pipeline | ||||
| Interrupt | Supports up to 16 interrupt requests | ||||
| Debug | Debug module: supports TAG/cJTAG | ||||
| Bus Interface | System Port: 32-bit AHB-Lite master interface | ||||
| Misaligned Access | Optional | ||||
| CoreMark （CoreMarks/MHz） | 2.11 | ||||
| Dhrystone-Legal （DMIPS/MHz） | 0.79 | ||||
京公网安备 11030102011303号